

Fig. 1a (PRIOR ART)




Fig. 1b (PRIOR ART)

#### FIGURE 2a








FIGURE 2b










Field	Fixed/Variable	Bytes
User Prepend	Variable	0, 2, 4, 6, 8, 10, 12
Cell Header	Fixed	4
UDF 1/2	Variable (On/Off)	2, 0 in 16 bit mode 1, 0 in 8 bit mode
Payload	Fixed	48
User Append	Variable	0, 2, 4, 6, 8, 10, 12



Bit	7	6	5	4	3	2	1	0
Function	MPHY	MPHY Port Address 0-31				Rese	ved	L

### FIGURE 10

Flow Control 3		Flow Control 2	Flow Control 1	Flow Control 0	
Res	Ports 30 - 24	Ports 23 - 16	Ports 15- 8	Ports 7 - 0	

## FIGURE 11

TC0 Flow Control 3 Flow Control 2	TC1 Flow Control 1 Flow Control 0	TC2 Flow Control 3 Flow Control 2	TC3 Flow Control 1 Flow Control 0	TC4 Flow Control 3 Flow Control 2	TC5 Flow Control 1 Flow Control 0	TC6 Alarm/Sig. Link Labels
TC7 Flow Control 3 Flow Control 2	TC8 Flow Control 1 Flow Control 0	TC9 Flow Control 3 Flow Control 2	TC10 Flow Control 1 Flow Control 0	TC11 Flow Control 3 Flow Control 2	TC12 Flow Control 1 Flow Control 0	TC13 ECC1 ECC2
TC14 Flow Control 3 Flow Control 2	TC15 Flow Control 1 Flow Control 0	TC16 Flow Control 3 Flow Control 2	TC17 Flow Control 1 Flow Control 0	TC18 Flow Control 3 Flow Control 2	TC19 Flow Control 1 Flow Control 0	TC20 ECC3 ECC4
TC21 Flow Control 3 Flow Control 2	TC22 Flow Control 1 Flow Control 0	TC23 Flow Control 3 Flow Control 2	TC24 Flow Control 1 Flow Control 0	TC25 Flow Control 3 Flow Control 2	TC26 Flow Control 1 Flow Control 0	TC27 BIP16
TC28 Flow Control 3 Flow Control 2	TC29 Flow Control 1 Flow Control 0	TC30 Flow Control 3 Flow Control 2	TC31 Flow Control 1 Flow Control 0	TC32 Flow Control 3 Flow Control 2	TC33 Flow Control 1 Flow Control 0	TC34 Reserved
TC35 Flow Control 3 Flow Control 2	TC36 Flow Control 1 Flow Control 0	TC37 Flow Control 3 Flow Control 2	TC38 Flow Control 1 Flow Control 0	TC39 Flow Control 3 Flow Control 2	TC40 Flow Control 1 Flow Control 0	TC41 ECC5 ECC6
TC42 Flow Control 3 Flow Control 2	TC43 Flow Control 1 Flow Control 0	TC44 Flow Control 3 Flow Control 2	TC45 Flow Control 1 Flow Control 0	TC46 Flow Control 3 Flow Control 2	TC47 Flow Control 1 Flow Control 0	TC48 ECC7 ECC8
TC49 Flow Control 3 Flow Control 2	TC50 Flow Control 1 Flow Control 0	TC51 Flow Control 3 Flow Control 2	TC52 Flow Control 1 Flow Control 0	TC53 Flow Control 3 Flow Control 2	TC54 Flow Control 1 Flow Control 0	TC55 BIP16

Bit	7	6	5	4	3	2	1	0
Function	RLOSA	RLOSB	RBA	RDSLL	EVN	ESSA	ESSB	Res

Number of Transport Containers in Frame (8 rows x 7 columns)	56
Bytes per Frame for Remote Alarms and Signalling	1
Bytes per Frame for Link Label	1
Bytes per Frame for ECC	8
Bytes per Frame Reserved	2
Bytes per Frame for BIP16	4
Bytes per Frame for OAM	16
Bytes per Frame for Flow Control	96
Bytes per Frame for F Channel	112

## FIGURE 14

Link BW - Mbps	800	800
Container size - Bytes	56	68
Remote alarm BW - Mbps	0.26	0.21
Link Label BW - Mbps	0.26	0.21
ECC BW - Mbps	2.04	1.68
Reserved BW - Mbps	0.51	0.42
BIP16 BW - Mbps	1.02	0.84
OAM BW - Mbps	4.08	3.36
Flow Control BW - Mbps	24.49	20.17
F Channel BW - Mbps	28.57	23.53

Link BW - Mbps	800	800
Container size - Bytes	56	68
Remote alarm BW%	0.03	0.03
Link Label BW%	0.03	0.03
ECC BW%	0.26	0.21
Reserved BW%	0.06	0.05
BIP16 BW%	0.13	0.10
OAM BW%	0.51	0.42
Flow Control BW%	3.06	2.52
F Channel BW%	3.57	2.94
		- 1511

Meaning	Sequence	Address	Data S
UNLOCK Sequence	1st write	0x00	0x00
	2nd write	0x01	0xFF
LOCK Sequence	1st write	0x00	0xDE
	2nd write	0x01	0xAD

	Associated Alamin	Comments
RAHECC2 - RAHECC0 (Section 7.27)	RAXHEC - Rx Port A Excessive HEC Errors. (Section 7.31)	Rx Port A 24-bit errored HEC counter. Mission mode Up-Bridge receive direc- tion HEC monitoring.
RABIPC2 - RABIPC0 (Section 7.29)	RAXBIP - Rx Port A Excessive BIP Errors. (Section 7.31)	Rx Port A 24-bit errored BIP counter. Mission mode link error monitoring.
RABEC2 - RABEC0 (Section 7.39)	None.	Rx Port A 24-bit Bit Error Counter. Non-mission mode Bit Error counter with PRBS data over LVDS link.
RBHECC2 - RBHECC0 (Section 7.48)	RBXHEC - Rx Port 8 Excessive HEC Errors. (Section 7.50)	Rx Port B 24-bit errored HEC counter. Mission mode Up-Bridge receive direction HEC monitoring.
RBBIPC2 - RBBIPC0 (Section 7.48)	RBXBIP - Ax Port 8 Excessive BIP Errors. (Section 7.50)	Rx Port B 24-bit errored BIP counter. Mission mode link error monitoring.
RBBEC2 - RBBEC0 (Section 7.58)	None.	Rx Port b 24-bit Bit Error Counter. Non-mission mode Bit Error counter with PRBS data over LVDS link.
RAU2DLBC (Section 7.35)	U2DLBC - Up-2-Down Loop- back Cell Count Change. Loopback cell(s) received on LVDS interface. (Section 7.72)	Rx Port A 8-bit Loopback ceil counter. Mission mode diagnostic aid.
RBU2DLBC (Section 7.54)	U2DLBC - Up-2-Down Loop- back Cell Count Change. Loopback cell(s) received on LVDS interface. (Section 7.72)	Rx Port B 8-bit Loopback cell counter. Mission mode diagnostic aid.
D2ULBCC (Section 7.71)	D2ULBC - Down-2-Up Loop- back Cell Count Change. Loopback cell(s) received on UTOPIA interface. (Section 7.72)	UTOPIA Interface 8-bit Loopback cell counter. Mission mode diagnostic aid.

## FIGURE 18A


Alamster 1	Descriptore
LLOSC (Section 7.10)	Change of Status on LLOSA or LLOSB.
LLOSA (Section 7.10)	Loss of Signal on LVDS receive Port A.
LLOSB (Section 7.10)	Loss of Signal on LVDS receive Port B.
ETXBR (Section 7.10)	ECC transmit buffer ready for new message.
RALLC (Section 7.23)	Receive Port A. Link Label Change of value.
RALLM (Section 7.23)	Receive Port A. Link Label Mismatch between expected and received value.
RALCS (Section 7.23)	Receive Port A. Change of Status on RALDSLL, RALTCLL or RALFIL
RALDSLL (Section 7.23)	Receive Port A. Descrambler Loss of Lock.
RALTCLL (Section 7.23)	Receive Port A. Transport Container delineation Loss of Lock.
RALFLL (Section 7.23)	Receive Port A. Frame delineation Loss of Lock.
ERABF (Section 7.23)	Receive Port A. ECC Receive Buffer Full - contains valid new message.
RARCS (Section 7.33)	Receive Port A. Remote Change of Status on RARLOSA, RARLOSB, RARBA or RARDSLL.
RARLOSA (Section 7.33)	Receive Port A. Remote Loss of Signal on LVDS receive Port A.
RARLOSB (Section 7.33)	Receive Port A. Remote Loss of Signal on LVDS receive Port B.
RARBA (Section 7.33)	Receive Port A. Remote Active receive port B or A.
RARDSLL (Section 7.33)	Receive Port A. Remote Descrambler Loss of Lock.
RBLLC (Section 7.42)	Receive Port B. Link Label Change of value.
RBLLM Section 7.42)	Receive Port B. Link Label Mismatch between expected and received value.
RBLCS Section 7.42)	Receive Port B. Change of Status on RBLDSLL, RBLTCLL or RBLFLL
RBLDSLL Section 7.42)	Receive Port B. Descrambler Loss of Lock.
RBLTCLL Section 7.42)	Receive Port B. Transport Container delineation Loss of Lock.
RBLFLL Section 7.42)	Receive Port B. Frame delineation Loss of Lock.
RBBF Section 7.42)	Receive Port B. ECC Receive Buffer Full - contains valid new message.
BRCS Section 7.52)	Receive Port B. Remote Change of Status on RBRLOSA, RBRLOSB, RBRBA or RBRDSLL.



# FIGURE 18 $\beta$

RBRLOSA (Section 7.52)	Receive Port B. Remote Loss of Signal on LVDS receive Port A.
RBRLOSB (Section 7.52)	Receive Port B. Remote Loss of Signal on LVDS receive Port B.
RBRBA (Section 7.52)	Receive Port B. Remote Active receive port B or A.
RBRDSLL (Section 7.52)	Receive Port B. Remote Descrambler Loss of Lock.
PDULA (Section 7.72)	PDU Length greater than 64 bytes.
CTFRA (Section 7.72)	Cell Transfer error on UTOPIA interface.
UPRTY (Section 7.72)	Parity error detected on UTOPIA interface.
FIBOVA (Section 7.72)	FIB buffer overflow (down-bridge).
MTBSOVA (Section 7.72)	MTB Soft Overflow. One or more of the 31 MTB queues has exceeded its programmed threshold (up-bridge).
MTBHOVA (Section 7.72)	MTB Hard Overflow. The MTB queue has overflowed (up-bridge).

LineLB_LVDS	Physical loopback at the LVDS interface.  Loop traffic entering the LVDS interface back out of the device.
LocalLB_LVDS	Physical loopback at the LVDS interface.  Loop traffic exiting the LVDS interface back into the device.
Up2Down_ATM	ATM loopback. Route defined cell entering the device at the LVDS interface back out.
Down2Up_ATM	ATM loopback. Route defined cell entering the device at the UTOPIA interface back out.



## FIGURE 21 A

Signal Name	Description	Width	Signal Type	Polarity	Notes
LITOPIA INTERFAC		There is no			Political Control
U_TxData (15:0)	Transmit data bus.	16	BiDir note 2		
U_TxPanty	Transmit data bus parity bit.	1	BiDir note 2		
U_TxCLAV [7:1]	Transmit cell available - Extended.	7	Input note 3	Active High	Pull Down
U_TxCLAV [0]	Transmit cell available - Normal/Extended.	1	BiDir note 1	Active High	Pull Down
U_TxENB [7:1]	Enable Data transfers - Extended.	7	Output note 3	Active Low	
U_TxENB [0]	Enable Data transfers - Normal/Extended.	1	BiDir note 2	Active Low	
U_TxSOC	Transmit Start Of Cell.	1	BiDir note 2	Active High	
U_TxAddr[4:0]	Address of MPHY device being selected.	5	BiDir note 2		
U_RxData [15:0]	Receive data bus.	16	BiDir note 1		
U_RxParity	Receive data bus parity bit.	1	BiDir note 1		
U_RxCLAV [7:1]	Receive cell available - Extended.	7	Input note 3	Active High	Pull Down
U_RxCLAV [0]	Receive cell available - Normal/Extended.	1	BiDir note 1	Active High	Pull Down
U_RxENB [7:1]	Enable Data transfers - Extended.	7	Output note 3	Active Low	
U_RxENB [0]	Enable Data transfers - Normal/Extended.	1	BiDir note 2	Active Low	
U_RxSOC	Receive Start Of Cell.	1	BiDir note 1	Active High	
U_RxAddr(4:0]	Address of MPHY device being selected.	5	BiDir note 2		
U_UDBCIk	Input transfer clock.	1	Input <sup>note 4</sup>		
U_UUBCIk	Output transfer clock.	1	Input <sup>note 5</sup>		
LVDS INTERFACE					
LVDS_ADout[+,-]	A Serial data differential outputs.	2	Output		
LVDS_BDout(+,-)	B Serial data differential outputs.	2	Output		
LVDS_ADenb	Serial transmit data A output enable.	1	Input	Active High	Pull Up
LVDS_BDenb	Senal transmit data B output enable.	1	Input	Active High	Pull Up
LVDS_TxPwdn	Transmit section Power Down.	1	Input	Active Low	Pull Up
LVDS_Synch	External control for transmission of SYNCH patterns on senal interface.	1	input	Active High	Pull Down
LVDS_TxClk	Transmit clock.	1	Input		
LVDS_ADin[+,-]	Port A Senal data differential inputs.	2	Input		
LVDS_ALock_n	PortA Clock recovery lock status.	1	Output		
LVDS_ARxClk	PortA Recovered clock.	1	Output		
LVDS_ARefCik	PortA Reference clock for receive PLLs.	1	Input		
LVDS_APwdn	PortA Power Down.	1	Input	Active Low	Pull Up

## FIGURE 21B

LVDS_BDin[+,-]	PortB Serial data differential inputs.	2	Input		
LVDS_BLock_n	PortB Clock recovery lock status.	1	Output		
LVDS_BRxCik	PortB Recovered clock.	1	Output		
LVDS_BRefClk	PortB Reference clock for receive PLLs.	1	input		
LVDS_BPwdn	PortB Power Down.	1	Input	Active Low	Pull Up
Reserved	Reserved for divide by 2 of recovered clock.	1	Output		
Reserved	Reserved for 8kHz from recovered clock.	1	Output		
CPU & GENERAL CO	ONTROL 32				
CPU_cs	Select signal used to validate the address bus for read and write data transfers.	1	Input	Active Low	1
CPU_rd (CPU_ds)	Read or Data Strobe, depending on CPU_BusMode.	1	Input -	Active Low	
CPU_wr (CPU_rnw)	Write or Read/Write, depending on CPU_BusMode.	1	Input	Active Low (Write)	
CPU_int	Interrupt request line.	1	Output	Active Low	Open Drain
CPU_Data[7:0]	Data bus.	8	BiDir		
CPU_Addr[7:0]	Address bus.	8	Input		
CPU_BusMode	Mode select for bus protocol.	1	Input		Pull Down
GPIO [3:0]	General Purpose input/Output.	4	BiDir		
Reset_n	Chip reset.	1	Input	Active Low	Pull Up
JTAG TEST INTERF	CE THE THE PARTY OF THE PARTY O		CE CONTRACTOR OF THE PARTY OF T		
JTAG_CLK	Test clock.	1	Input		
JTAG_Reset	Test circuit reset.	1	Input	Active Low	Pull Up
JTAG_TMS	Test Mode Select.	1	Input		Pull Up
JTAG_TDI	Test Data in.	1	Input		
JTAG_TDO	Test Data Out.	1	Output		
Test_se	Scan enable.	1	Input	Active High	Pull Down
Test bus	Internal Data Bus access between UTOPIA*	10.2	BIDIT ote 6		
Test_bus_dir	Test Data Bus Direction		Inputhote/		Pultin 19
Test_bus_sels all a	Test Data bus out pur mux select.	1323	inpuriote 7		Rulli Down?
Functional I/O		135			
LVDS VDD/VSS	3.3v LVDS power	43			
LS VDD	3.3v Levet Shifter power	2			· · · · · · · · · · · · · · · · · · ·
ESD		1			
CVDD/CVSS	2.5v Core Power	6			

IOVDD/IOVSS	3.3v I/O ring power	8
Total Power		61
Spare		1
TOTAL PINS		196

## FIGURE 22 A

Register Name	Address	Software Lock	Reset Value	Section and Description
SLK0	0x00	N	0x00	7.1 Software Lock 1
SLK1	0x01	N	0x00	7.1 Software Lock 2
VID	0x02	N	0x01	7.2 Version Identification
GCS	0x03	Y	0x05	7.3 General Control and Status
LVC	0x04	Y	0x3B	7.4 LVDS Control
PDUCFG	0x05	Y	0x00	7.5 PDU Configuration
IS	0x06	N	0x00	7.6 Interrupt Source
ISE	<b>0</b> x07	N	0x00	7.7 Interrupt Source Enables
LKSC	0x08	Y	0x3B	7.8 Link Status and Control
TXLL	0x09	N	0x00	7.9 Transmit Link Label
ETXRXA	0x0A	N	0x01	7.10 ECC Transmit Buffer and Receive LVDS Alarms
ETXRXIE	0x0B	N	0x00	7.11 ECC Transmit Buffer and Receive LVDS Interrupt Enables
ETXSD	0x0C	N	0x00	7.12 ECC Transmit Buffer Send
ETXD7	Ox0D	N	0x00	7.13 ECC Transmit Buffer 7
ETXD6	0x0E	N	0x00	7.13 ECC Transmit Buffer 6
ETXD5	0x0F	N	0x00	7.13 ECC Transmit Buffer 5
ETXD4	0x10	N	0x00	7.13 ECC Transmit Buffer 4
ETXD3	0x11	N	0x00	7.13 ECC Transmit Buffer 3
ETXD2	0x12	N	0x00	7.13 ECC Transmit Buffer 2
ETXD1	0x13	N	0x00	7.13 ECC Transmit Buffer 1
ETXD0	0x14	N	0x00	7.13 ECC Transmit Buffer 0
GPIO	0x15	N	0xF0	7.14 General Purpose input/Output
TERRCTL	0x16	Υ	0x00	7.15 Test Error Control
ERRBIP1	0x17	Y	0x00	7.16 BIP Error Mask 1
ERRBIPO	0x18	Y	0x00	7.16 BIP Error Mask 0
ERRHEC	0x19	Y	0x00	7.17 HEC Error Mask 0
ALBC	0x1A	N	0x00	7.18 ATM and LVDS Loopback Control
ALBMP	0x1B	N	0x00	7.19 ATM Loopback Cell MPhy
ALBCF3	0x1C	N	0x00	7.20 ATM Loopback Cell Format 3
ALBCF2	0x1D	N	0x00	7.20 ATM Loopback Cell Format 2

## FIGURE 22 B

Register Name	Address	Software Lock	Reset Value	Section and Description
ALBCF1	0x1E	N	0x00	7.20 ATM Loopback Cell Format 1
ALBCF0	0x1F	N	0x00	7.20 ATM Loopback Cell Format 0
RALL	0x20	N	0x00	7.21 Receive Port A Link Label
RAELL	0x21	N	0x00	7.22 Receive Port A Expected Link Label
RALA	0x22	N	0x00	7.23 Receive Port A Local Alarms
RALIE	0x23	N	0x00	7.24 Receive Port A Local Interrupt Enables
RACTL	0x24	Y	0x01	7.25 Receive Port A Control
Reserved	0x25			
ERAD7	0x26	N	0x00	7.26 ECC Receive Buffer A 7
ERAD6	0x27	N	0x00	7.26 ECC Receive Buffer A 6
ERAD5	0x28	N	0x00	7.26 ECC Receive Buffer A 5
ERAD4	0x29	N	0x00	7.26 ECC Receive Buffer A 4
ERAD3	0x2A	N	0x00	7.26 ECC Receive Buffer A 3
ERAD2	0x2B	N	0x00	7.26 ECC Receive Buffer A 2
ERAD1	0x2C	N	Ox(0	7.26 ECC Receive Buffer A 1
ERADO	0x2D	N	Ox00	7.26 ECC Receive Buffer A 0
RAHECC2	0x2E	N	0x00	7.27 Receive Port A HEC Count 2
RAHECC1	0x2F	N	0x00	7.27 Receive Port A HEC Count 1
RAHECC0	0x30	N	0x00	7.27 Receive Port A HEC Count 0
RAHECT2	0x31	N	0xFF	7.28 Receive Port A HEC Threshold 2
RAHECT1	0x32	N	0xFF	7.28 Receive Port A HEC Threshold 1
RAHECTO	0x33	N	0xFF	7.28 Receive Port A HEC Threshold 0
RABIPC2	0x34	N	0x00	7.29 Receive Port A BIP Count 2
RABIPC1	0x35	N	0x00	7.29 Receive Port A BIP Count 1
RABIPC0	0x36	N	0x00	7.29 Receive Port A BIP Count 0
RABIPT2	0x37	N	0xFF	7.30 Receive Port A BIP Threshold 2
RABIPT1	0x38	N	0xFF	7.30 Receive Port A BIP Threshold 1
RABIPTO	0x39	N	0xFF	7.30 Receive Port A BIP Threshold 0
RAPA	ОхЗА	N	0x00	7.31 Receive Port A Performance Alarms
RAPIE	0x3B	N	0x00	7.32 Receive Port A Performance Interrupt Enables
RARA	0x3C	N	0x0D	7.33 Receive Port A Remote Alarms
RARIE	0x3D	N	0x00	7.34 Receive Port A Remote Interrupt Enables
RAU2DLBC	0x3E	N	0x00	7.35 Receive Port A ATM Up2Down Loopback Cell Count

## FIGURE 22 C

Register Name	Address	Software Lock	Reset Value	Section and Description
Unused	0x3F			
RACDT	0x40	Y	0x78	7.36 Receive Port A Cell Delineation Thresholds
RAFDT	0x41	Y	0x78	7.37 Receive Port A Frame Delineation Thresholds
RADSLKT	0x42	Y	0x88	7.38 Receive Port A Descrambler Lock Thresholds
RABEC2	0x43	N	0x00	7.39 Receive Port A Bit Error Count 2
RABEC1	0x44	N	0x00	7.39 Receive Port A Bit Error Count 1
RABEC0	0x45	N	0x00	7.39 Receive Port A Bit Error Count 0
Unused	0x46			
Reserved	0x47			
Reserved	0x48			
Unused	0x49 to 0x56			
Reserved	0x57			
Reserved	0x58			
Reserved	0x59			
Reserved	0x5A			
Unused	0x5B			
Reserved	0x5C			
Reserved	0x5D			
Reserved	0x5E			
Reserved	0x5F			
RBLL	0x60	N	0x00	7.40 Receive Port B Link Label
RBELL	0x61	N	0x00	7.41 Receive Port B Expected Link Label
RBLA	0x62	N	0x00	7.42 Receive Port B Local Alarms
RBLIE	0x63	N	0x00	7.43 Receive Port B Local Interrupt Enables
RBCTL	0x64	Y	0x01	7.44 Receive Port B Control
Reserved	0x65			
ERBD7	0x66	N	0x00	7.45 ECC Receive Buffer B 7
ERBD6	0x67	N	0x00	7.45 ECC Receive Buffer B 6
ERBD5	0x68	N	0x00	7.45 ECC Receive Buffer B 5
ERBD4	0x69	N	0x00	7.45 ECC Receive Buffer B 4
ERBD3	0x6A	N	0x00	7.45 ECC Receive Buffer B 3
ERBD2	0x6B	N	0x00	7.45 ECC Receive Buffer B 2

## FIGURE 22 $\heartsuit$

Register Name	Address	Software Lock	Reset Value	Section and Description
ERBD1	0x6C	N	0x00	7.45 ECC Receive Buffer 8 1
ERBD0	0x6D	N	0x00	7.45 ECC Receive Buffer 8 0
RBHECC2	0x6E	N	0x00	7.46 Receive Port B HEC Count 2
RBHECC1	0x6F	N	0x00	7.46 Receive Port B HEC Count 1
RBHECC0	0x70	N	0x00	7.46 Receive Port B HEC Count 0
RBHECT2	0x71	N	0xFF	7.47 Receive Port B HEC Threshold 2
RBHECT1	0x72	N	0xFF	7.47 Receive Port B HEC Threshold 1
RBHECTO	0x73	N	0xFF	7.47 Receive Port B HEC Threshold 0
RBBIPC2	0x74	N	0x00	7.48 Receive Port B BIP Count 2
RBBIPC1	0x75	N	0x00	7.48 Receive Port B BIP Count 1
RBBIPCO	0x76	N	Ox00	7.48 Receive Port 8 BIP Count 0
RBBIPT2	0x77	N	0xFF	7.49 Receive Port B BIP Threshold 2
RBBIPT1	0x78	N	0xFF	7.49 Receive Port B BIP Threshold 1 .
RBBIPTO	0x79	N	0xFF	7.49 Receive Port B BIP Threshold 0
RBPA	0x7A	N	0x00	7.50 Receive Port B Performance Alarms
RBPIE	0x7B	N	0x00	7.51 Receive Port B Performance Interrupt Enables
RBRA	0x7C	N	0x0D	7.52 Receive Port B Remote Alarms
RBRIE	0x7D	N	0x00	7.53 Receive Port 8 Remote Interrupt Enables
RBU2DLBC	0x7E	N	0x00	7.54 Receive Port 8 ATM Up2Down Loopback Cell Count
Unused	0x7F			
RBCDT	0x80	Y	0x78	7.55 Receive Port B Cell Delineation Thresholds
RBFDT	0x81	Y	0x78	7.56 Receive Port B Frame Delineation Thresholds
RBDSLKT	0x82	Y	0x88	7.57 Receive Port B Descrambler Lock Thresholds
ABBEC2	0x83	N	0x00	7.58 Receive Part B Bit Error Count 2
RBBEC1	0x84	N	0x00	7.58 Receive Port B Bit Error Count 1
RBBEC0	0x85	N	0x00	7.58 Receive Port B Bit Error Count 0
Unused	0x86			
Reserved	0x87			
Reserved	0x88			
Unused	0x89 to 0x96			
Reserved	0x97			
Reserved	0x98			

## FIGURE 22 $\varepsilon$

Register Name	Address	Software Lock	Reset Value	Section and Description
Reserved	0x99			
Reserved	0x9A			
Unused	0x9B			
Reserved	0x9C			
Reserved	0x9D			
Reserved	0x9E			·
Reserved	0x9F			
UCFG	0xA0	Y	0x00	7.59 UTOPIA Configuration
UCPL3	0xA1	Y	0x7F	7.60 UTOPIA Connected Port List 3
UCPL2	0xA2	Y	0xFF	7.60 UTOPIA Connected Port List 2
UCPL1	0xA3	Y	0xFF	7.60 UTOPIA Connected Port List 1
UCPLO	0xA4	Υ	0xFF	7.60 UTOPIA Connected Port List 0
Reserved	0xA5			
UCSPL	0xA6	Y	0x01	7.61 UTOPIA Connected Sub-Port List
USPAL	0xA7	Y	0x00	7.62 UTOPIA Sub-Port Address Location
USPAM	8Ax0	Υ	0x07	7.63 UTOPIA Sub-Port Address Mask
МТВОТЗО	0xA9	Y	0x04	7.64 MTB Queue Threshold 30
MTBQT29	0xAA	Y	0x04	7.64 MTB Queue Threshold 29
MTBQT28	0xAB	Υ	0x04	7.64 MTB Queue Threshold 28
MTBQT27	0xAC	Υ	0x04	7.64 MTB Queue Threshold 27
MTBQT26	0xAD	Υ	0x04	7.64 MTB Queue Threshold 26
MTBQT25	0xAE	Y	0x04	7.64 MTB Queue Threshold 25
MTBQT24	0xAF	Y	0x04	7.64 MTB Queue Threshold 24
MTBQT23	0xB0	Y	0x04	7.64 MTB Queue Threshold 23
MTBQT22	0xB1	Y	0x04	7.64 MTB Queue Threshold 22
MTBQT21	0xB2	Y	0x04	7.64 MTB Queue Threshold 21
MTBQT20	0xB3	Y	0x04	7.64 MTB Queue Threshold 20
MTBQT19	0x84	Y	0x04	7.64 MTB Queue Threshold 19
MTBQT18	0xB5	Y	0x04	7.64 MTB Queue Threshold 18
MTBQT17	0xB6	Y	0x04	7.64 MTB Queue Threshold 17
MTBQT16	0xB7	Y	0x04	7.64 MTB Queue Threshold 16
MTBQT15	0xB8	Y	0x04	7.64 MTB Queue Threshold 15
MTBQT14	0xB9	Y	0x04	7.64 MTB Queue Threshold 14

## FIGURE 22F

Register Name	Address	Software Lock	Reset Value	Section and Description
MTBQT13	0xBA	Y	0x04	7.64 MTB Queue Threshold 13
MTBQT12	0x88	Y	0x04	7.64 MTB Queue Threshold 12
MTBQT11	0xBC	Y	0x04	7.64 MTB Queue Threshold 11
MTBQT10	0xBD	Y	0x04	7.64 MTB Queue Threshold 10
мтвот9	0xBE	Y	0x04	7.64 MTB Queue Threshold 9
MTBQT8	0x8F	Y	0x04	7.64 MTB Queue Threshold 8
MTBQT7	0xC0	Y	0x04	7.64 MTB Queue Threshold 7
MTBQT6	0xC1	Y	0x04	7.64 MTB Queue Threshold 6
MTBQT5	0xC2	Y	0x04	7.64 MTB Queue Threshold 5
MTBQT4	0xC3	Υ	0x04	7.64 MTB Queue Threshold 4
мтвотз	0xC4	Y	0x04	7.64 MTB Queue Threshold 3
MTBQT2	0xC5	Υ	0x04	7.64 MTB Queue Threshold 2
MTBQT1	0xC6	Υ	0x04	7.64 MTB Queue Threshold 1
мтвото	0xC7	Y	0x04	7.64 MTB Queue Threshold 0
MTBQFL3	0xC8	N	0x00	7.65 MTB Queue Full 3
MTBQFL2	0xC9	N	0x00	7.65 MTB Queue Full 2
MTBQFL1	0xCA	N	0x00	7.65 MTB Queue Full 1
MTBQFLO	0xCB	N	0x00	7.65 MTB Queue Fuil 0
MTBQE3	0xCC	N	0x7F	7.66 MTB Queue Empty 3
MTBQE2	0xCD	N	0xFF	7.66 MTB Queue Empty 2
MTBQE1	0xCE	N	0xFF	7.66 MTB Queue Empty 1
MTBQE0	0xCF	N	0xFF	7.66 MTB Queue Empty 0
MTBQF3	0xD0	Y	0x00	7.67 MTB Queue Flush 3
MTBQF2	0xD1	Y	0x00	7.67 MTB Queue Flush 2
MTBQF1	0xD2	Y	0x00	7.67 MTB Queue Flush 1
MTBQF0	0xD3	Y	0x00	7.67 MTB Queue Flush 0
MTBCF3	0xD4	Υ	0x00	7.68 MTB Cell Flush 3
MTBCF2	0xD5	Υ	0x00	7.68 MTB Cell Flush 2
MTBCF1	0xD6	Y	0x00	7.68 MTB Cell Flush 1
MTBCF0	0xD7	Y	0x00	7.68 MTB Cell Flush 0
QFL	0xD8	Y	0х00	7.69 Queue Flush
WLBGOA3	0xD9	N	0x00	7.70 MTB Queue Overflow 3
MTBQOV2	0xDA	N	0x00	7.70 MTB Queue Overflow 2

## FIGURE 22 👉

Register Name	Address	Software Lock	Reset Value	Section and Description
MTBQOV1	0xDB	N	0x00	7.70 MTB Queue Overflow 1
MTBQOV0	0xDC	N	0x00	7.70 MTB Queue Overflow 0
Unused	0xDD to 0xDF			
D2ULBCC	0xE0	N	0x00	7.71 ATM Down2Up Loopback Cell Count
UAA	0xE1	N	0x00	7.72 UTOPIA and ATM Alarms
UAIE	0xE2	N	0x00	7.73 UTOPIA and ATM Interrupt Enables
Unused	OxE3 to 0xF6			
ALFLT3	0xF7	N	0xFF	7.74 ATM Loopback Cell Filter 3
ALFLT2	0xF8	N	0xFF	7.74 ATM Loopback Cell Filter 2
ALFLT1	0xF9	N	0xFF	7.74 ATM Loopback Cell Filter 1
ALFLT0	0xFA	N	0xFF	7.74 ATM Loopback Cell Filter 0
Unused	0xFB			
Reserved	0xFC			
Reserved	0xFD			
Reserved	0xFE			
Reserved	0xFF			

	7	6	5	4	3	2	1	0
: <u>S</u> #K0= : (0X000+=)	0	0	0	0	0	0	0	0
Segra Signal	0	O	0	0	0 .	0	0	0

## FIGURE 24

7	6	5	4	3	2	1	0
VID[7]	VID[6]	VID[5]	VID[4]	VID[3]	VID[2]	VID[1]	VID[0]

#### FIGURE 25

7	6	5	4	3	2	1	0
Reserved	Reserved	GIE	LT	RESET	CTI	TIS	SLOCK

7	6	5	4	3	2	1	0
Reserved	Reserved	TXPWDN	TXBDEN	TXADEN	TXSYNC	DATING	-
					INSTINC	RAPWON	RBPWDN

7	6	5	4	3	2	1	0
Reserved	UP[2]	UP[1]	UP[0]	UDF	UA[2]	UA[1]	UA[0]

#### FIGURE 28

						1 ,	, ,
UAA ETXF	AXF	RBLA	RBPA	RBRA	RALA	RAPA	RARA

## FIGURE 29

7	6	5	4	3	2	1	0
(UAAIE	ETXRXAIE	RBLAIE	RBPAIE	ABRAIE	RALAIE	RAPAIE	,RARAIE
					···		

7	6	5	4	3	2	1	0
RDSLKOV	SCDIS	CEN	ECÇA	EÇCB	ABSC	LBA	FTXSCR

7	6	5	4	3	2	1	0
TXLL[7]	TXLL[6]	ȚXLL[5]	TXLL[4]	TXLL[3]	TXLL[2]	TXLL[1]	TXLL[0]

#### FIGURE 32

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	LLOSC	LLOSA	LLOSB	ETXBR

#### FIGURE 33

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	LLOSCIE	LLOSAIE	LLOSBIE	ETXBRIE

7	6	5	4	3	2	1	0
Reserved	ETXSD						

1		·	r					
	7	6	5	4	3	2	1	0
ETXDZA SOCIODE	ETXD7[7]	ETXD7[6]	ETXD7[5]	ETXD7[4]	ETXD7[3]	ETXD7[2]	ETXD7[1]	ETXD7[0]
	ETXD6[7]	ETXD6[6]	ETXD6[5]	ETXD6[4]	ETXD6[3]	ETXD6[2]	ETXD6[1]	ETXD6[0]
(1000 = 1000) (1000 = 1000)	ETXD5[7]	ETXD5[6]	ETXD5[5]	ETXD5[4]	ETXD5[3]	ETXD5[2]	ETXD5[1]	ETXD5[0]
□ <b>040</b> 4 030	ETXD4[7]	ETXD4[6]	ETXD4[5]	ETXD4[4]	ETXD4[3]	ETXD4[2]	ETXD4[1]	ETXD4[0]
<b>                                    </b>	ETXD3[7]	ETXD3[6]	ETXD3[5]	ETXD3[4]	ETXD3[3]	ETXD3[2]	ETXD3[1]	ETXD3[0]
□ <b>p,0</b> 22 072[2	ETXD2[7]	ETXD2[6]	ETXD2[5]	ETXD2[4]	ETXD2[3]	ETXD2[2]	ETXD2[1]	ETXD2[0]
□P <b>(0)</b> □. 076 <b>0</b> □	ETXD1[7]	ETXD1[6]	ETXD1[5]	ETXD1[4]	ETXD1[3]	ETXD1[2]	ETXD1[1]	ETXD1[0]
EIXO0 0x141	ETXD0[7]	ETXD0[6]	ETXD0[5]	ETXD0[4]	ETXD0[3]	ETXD0[2]	ETXD0[1]	ETXD0[0]

### FIGURE 36

DDR[3] DDR[2] DDR[1] DDR[0] IO[3] IO[2] IO[1] IO[0]		7	6	5	4	3	2	1	0
	L	DDR[3]	DDR[2]	DDR[1]	DDR[0]	10[3]	10[2]	10[1]	10[0]

7	6	5	4	3	2	1	0
EBRST[3]	EBRST[2]	EBRST[1]	EBRST[0]	ERFHEC	ERCHEC	ERBIP	TXPRBS

	7	6	5	4	3	2	1	0
EEEBIP1 20X17	EBIP1[7]	EBIP1[6]	EBIP1[5]	EBIP1[4]	EBIP1[3]	EBIP1[2]	EBIP1[1]	EBIP1[0]
ERRBIPO DX18	EBIP0[7]	EBIPO[6]	EBIP0[5]	EBIPO[4]	EBIPO[3]	EBIPO[2]	EBIP0[1]	EBIPO(0)

## FIGURE 39

7	6	5	4	3	2	1	0
EHEC[7]	EHEC[6]	EHEC[5]	EHEC[4]	EHEC[3]	EHEC[2]	EHEC[1]	EHEC[0]

## FIGURE 40

7	6	5	4	3	2	1	0
Reserved	LNEN	LNSEL	LCLA	LCLB	TXLVLB	D2ULB	U2DLB

7	6	5	4.	3	2	1	0
Reserved	Reserved	Reserved	LBMP(4)	LBMP[3]	LBMP[2]	LBMP[1]	LBMP(0)

	7	6	5	4	3	2	1	0
/XIB@E6E 0/4/0-	ALBCF3[7]	ALBCF3[6]	ALBCF3[5]	ALBCF3[4]	ALBCF3[3]	ALBCF3[2]	ALBCF3[1]	ALBCF3[0]
(Materials)	ALBCF2[7]	ALBCF2[6]	ALBCF2[5]	ALBCF2[4]	ALBCF2[3]	ALBCF2[2]	ALBCF2[1]	ALBCF2[0]
ABSORPE ONE	ALBCF1[7]	ALBCF1[6]	ALBCF1[5]	ALBCF1[4]	ALBCF1[3]	ALBCF1[2]	ALBCF1[1]	ALBCF1[0]
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ALBCF0[7]	ALBCF0[6]	ALBCF0[5]	ALBCF0[4]	ALBCF0[3]	ALBCF0[2]	ALBCF0[1]	ALBCF0[0]

### FIGURE 43

7	6	. 5	4	3	2	1	0
RALL[7]	RALL[6]	RALL[5]	RALL[4]	RALL[3]	RALL[2]	RALL[1]	RALL[0]

## FIGURE 44

7	6	5	4	3	2	1	0
RAELL[7]	RAELL[6]	RAELL[5]	RAELL[4]	RAELL[3]	RAELL[2]	RAELL[1]	RAELL[0]

7	6	5	4	3	2	1	0
Reserved	RALLC	RALLM	RALCS	RALDSLL	RALTCLL	RALFLL	ERABF

7	6	5	4	3	2	1	0
Reserved	RALLCIE	RALLMIE	RALCSIE	RALDSLLIE	RALTCLLIE	RALFLLIE	ERABFIE

## FIGURE 47

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	RAESS	RABEC	RADFLK	RACDIS

	7	6	5	4	3	2	1	0
EHADZ.2 0x26	ERAD7[7]	ERAD7[6]	ERAD7[5]	ERAD7[4]	ERAD7[3]	ERAD7[2]	ERAD7[1]	ERAD7[0]
0.5150	ERAD6[7]	ERAD6[6]	ERAD6[5]	ERAD6[4]	ERAD6[3]	ERAD6[2]	ERAD6[1]	ERAD6[0]
1000 1000 1000 1000 1000 1000 1000 100	ERAD5[7]	ERAD5[6]	ERAD5[5]	ERAD5[4]	ERAD5[3]	ERAD5[2]	ERAD5[1]	ERAD5[0]
	ERAD4[7]	ERAD4(6)	ERAD4[5]	ERAD4[4]	ERAD4[3]	ERAD4[2]	ERAD4[1]	ERAD4[0]
DZAS.	ERAD3[7]	ERAD3[6]	ERAD3[5]	ERAD3[4]	ERAD3[3]	ERAD3[2]	ERAD3[1]	ERAD3[0]
1.23	ERAD2[7]	ERAD2[6]	ERAD2[5]	ERAD2[4]	ERAD2[3]	ERAD2[2]	ERAD2[1]	ERAD2[0]
1526-	ERAD1[7]	ERAD1[6]	ERAD1[5]	ERAD1[4]	ERAD1[3]	ERAD1[2]	ERAD1[1]	ERAD1[0]
THANGS:	ERAD0[7]	ERADO[6]	ERAD0[5]	ERADO[4]	ERAD0[3]	ERADO[2]	ERADO[1]	ERAD0[0]

	7	6	5	4	3	2	1	0
RAHECC2 2 0x2E	RAHECC2[7]	RAHECC2[6]	RAHECC2[5]	RAHECC2[4]	RAHECC2[3]	RAHECC2[2]	RAHECC2[1]	RAHECC2[0]
RAHECCI.	RAHECC1[7]	RAHECC1[6]	RAHECC1[5]	RAHECC1[4]	RAHECC1[3]	RAHECC1[2]	RAHECC1[1]	RAHECC1[0]
FIAHECCO : OX30	RAHECCO[7]	RAHECCO[6]	RAHECC0[5]	RAHECCO[4]	RAHECCO[3]	RAHECC0[2]	RAHECCO[1]	RAHECCO[0]

## FIGURE 50

	7	6	5	4	3	2	1	0
RAHECT2. 0x31	RAHECT2[7]	RAHECT2[6]	RAHECT2[5]	RAHECT2[4]	RAHECT2[3]	RAHECT2[2]	RAHECT2[1]	RAHECT2[0]
RAHECT1	RAHECT1[7]	RAHECT1[6]	RAHECT1[5]	RAHECT1[4]	RAHECT1[3]	RAHECT1[2]	RAHECT1[1]	RAHECT1[0]
RAHECTO 0x33	RAHECTO[7]	RAHECTO[6]	RAHECTO[5]	RAHECTO[4]	RAHECTO[3]	RAHECTO[2]	RAHECTO[1]	RAHECTO[0]

	7	6	5	4	3	2	1	0
RABIPC2 0x34	RABIPC2[7]	RABIPC2[6]	RABIPC2[5]	RABIPC2[4]	RABIPC2(3)	RABIPC2[2]	RABIPC2[1]	RABIPC2[0]
RABIPC1.	RABIPC1[7]	RABIPC1[6]	RABIPC1(5)	RABIPC1[4]	RABIPC1(3)	RABIPC1[2]	RABIPC1[1]	RABIPC1[0]
RABIPCO 0x36	RABIPC0[7]	RABIPC0[6]	RABIPC0[5]	RABIPC0[4]	RABIPCO[3]	RABIPC0[2]	RABIPC0[1]	RABIPCO[0]

	7	6	5	4	3	2		T
HABIPTZ:	RABIPT2[7]	RABIPTZ[6]	RABIPT2[5]	RABIPT2[4]	RABIPT2[3]	0100000		0
0x372	CARIO					RABIPT2[2]	RABIPT2[1]	RABIPTZ[0]
OX38	RABIPT1[7]	RABIPT1[6]	RABIPT1[5]	RASIPT1[4]	FABIPT1[3]	RABIPT1[2]	PASIPT1[1]	RABIPT1[0]
PABIPTO.	FIABIPTO[7]	RABIPTO[8]	RABIPTO[5]	RABIPTO[4]	CARIFORNIA			
0.039				unem_to(e)	RABIPTO(3)	RABIPTO[2]	RABIPTO[1]	RABIPTO(0)

#### FIGURE 53

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RAXHEC	RAXBIP

#### FIGURE 54

			_				
7	6	5	4	3	2		
Reserve	ed Reserved				-	1	0
	1 leserveu	Reserved	Reserved	Reserved	Reserved	RAXHECIE	24112
						TITATIECIE	RAXBIPIE

7	6	5	4	3	2	1	
Reserved	Reserved	Reserved	RARCS	RARLOSA	RARLOSB	RARBA	RARDSLL

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	RARCSIE	RARLOSAIE	RARLOSBIE	PARBAIE	RARDSLLIE

#### FIGURE 57

7	6	5	4	3	2	1	0
RAU2DLBC[7]	HAUSDLBC[6]	RAU2DLBC[5]	RAU2DLBC[4]	RAUZDLBC[3]	RAU2DLBC[2]	RAU2DLBC[1]	RAUZDLBC(0)

#### FIGURE 58

7	6	5	4	3	2	1	0
ALPHA(3)	ALPHA[2]	ALPHA(1]	ALPHA[0]	DELTA(3)	DELTA(2)	DELTAIT	DELTA[0]

#### FIGURE 59

7	6	5	4	3	2	1	0
MU(3)	MU[2]	MU(1)	WU(O)	SIGMA(3)	SIGMA(2)	SIGMA(1)	SIGMA[0]

7	5	5	4	3	2	1	0
PS((3)	P\$1(2)	PSI(1)	PSI[0]	RHO(3)	RHO(2)	RHO(1)	RHO(0)

ſ	<del></del>			T	1			
		6	5	4	3	2	1	0
14 FABEC 2 1 - 0 X 43 - 2	RABEC2[7]	RASEC2[6]	RABEC2[5]	RABEC2[4]	RABEC2[3]	RABEC2(2)	FLABEC2[1]	RABEC2[0]
FABEOR:	RABEC1[7]	RABEC1[6]	RABEC1[5]	RABEC1[4]	RABEC:[3]	RABEC1[2]	RABEC1[1]	RABEC1[0]
(VBECO) (V D) (VS	RABECO[7]	RABECO[6]	RABECO(5)	RABECO(4)	RABECO(3)	FLABECO[2]	RABECO[1]	RABECCIO
-								

#### FIGURE 62

7	6	5	4	3	2	1	
<b>BRITIA</b>	<b>BBITT(e)</b>	RBLL[5]	RBLL[4]	RBLL[3]	RBLL[2]	RBLL[1]	
					, , , , , ,	prrf1]	SBTT[0]

#### FIGURE 63

/	6	5	4	3	2		
RBELLITI	RBELL[6]	222			-	1	0
	1.05555	RBELL[5]	RBELL[4]	RBELL[3]	RBELL[2]	0051161	
						RBELL(1)	RBELL[0]

#### FIGURE 64

7	6	5	4	3	2	1	0
Reserved	RBLLC	RBLLM	RBLCS	RBLDSLL	RBLTCLL	RBLFLL	ERBBF
			<del></del>	<u> </u>			CHOOF

7	6	5	4	3	2	<u> </u>	
Reserved	RBLLCIE	RBLLMIE	RBLCSIE	RBLOSLLIE	RBLTCLLIE		0
					VECTOTIVE	RBLFLLIE	ERBBFIE

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	ABESS	RBBEC	ABDFLK	RBCDIS

### FIGURE 67

	7	6	5	4	3	2	1	0
EFIBOT.	ERBD7[7]	ERBD7[6]	ERBD7(5)	ERBD7(4)	ERBD7(3)	ERBD7(2)	ERBD7[1]	ERBD7[0]
ERBOS 20x67 14	ERBD6[7]	ERBD6[6]	ERBD6[5]	ERBD6[4]	ERBD6[3]	ERBD6[2]	ERBD6[1]	ERBD6[0]
ERB05 0x68	ERBD5[7]	ERBD5[6]	ERBD5[5]	ERBD5[4]	ERBD5[3]	ERBD5[2]	ERBD5[1]	ERBD5[0]
0x69	ERBD4[7]	ERBD4[6]	ERBD4[5]	ERBD4[4]	ERBD4[3]	ERBD4[2]	ERBD4[1]	ERBD4[0]
ERBD3 Dx6A	ERBD3[7]	ERBD3[6]	ERBD3(5)	ERBD3[4]	ERBD3[3]	ERBD3[2]	ERBD3[1]	ERBD3[0]
EHBD2 20x68	ERBD2[7]	ERBD2[6]	ERBD2[5]	ERBD2[4]	ERBD2[3]	ERBD2[2]	ERBD2[1]	ERBD2[0]
EPBD1.	EABD1[7]	ERBD1(6)	ERBD1[5]	ERBD1(4)	ERBD1(3)	ERBD1[2]	ERBD1[1]	ERBD1(0)
ERBDO?	ERBD0[7]	ERBD0(6)	ERBD0[5]	ERBD0[4]	ERBD0(3)	ERBD0[2]	ERBD0[1]	ERBD0[0]

	7	6	5	4	3	2	1	0
FRHECO:	RBHECC2[7]	RBHECC2(6)	RBHECC2[5]	RBHECC2[4]	RBHECC2(3)	RBHECC2[2]	RBHECC2(1)	RBHECC2[0]
RBHECCH OXE	RBHECC1(7)	RBHECC1[8]	RBHECC1(5)	RBHECC1[4]	RBHECC1(3)	RBHECC1(2)	RBHECC1[1]	RBHECC1[0]
FB HECOS.	RBHECCO[7]	ABHECCO(6)	RBHECCO[5]	RBHECCO(4)	RBHECCO(3)	RBHECCO(2)	RBHECCO[1]	RBHECCO(0)

	7	6	5	4	3	2	1	0
PBHECT2	RBHECT2[7]	RBHECT2[6]	RBHECT2[5]	RBHECT2[4]	ABHECT2[3]	RBHECT2[2]	RBHECTZ[1]	RBHECT2[0]
Page 1	явнесті[7]	ABHECT1(6)	RBHECT1[5]	RBHECT1[4]	RBHECT1(3)	RBHECT1[2]	RBHECTI[1]	RBHECT1[0]
FIBHECTO :	RBHECTO(7)	RBHECTO(6)	RBHECTO(5)	RBHECTO(4)	RBHECTO(3)	RBHECTO(2)	RBHECTO(1)	RBHECTO(0)

# FIGURE 70

	7	6	5	4	3	2	1	0
7 10 10 PC 10 10 PC 10 P	R88IPC2[7]	R88(PC2(6)	ABBIPC2[5]	RBBIPC2[4]	R88(PC2[3]	RBBIPC2[2]	RBBIPC2[1]	RB8(PC2(0)
ON 75	R88IPC1[7]	ABBIPC1(6)	RBBIPC1(5)	RBBIPC1(4)	RBBIPC1(3)	RBBIPC1[2]	R88IPC1(1]	RBB(PC1[0]
ARBBIPCOS GOV76SSE	RBBIPCOTT	RBBIPCO(6)	RBBIPC0(5)	RBBIPC0(4)	R88(PC0(3)	RBBIPCC(2)	RSBIPCO(1)	R88(PC0[0]

#### FIGURE 71

	7	6	5	4	3	2	1	0
1888PT2	RBBIPT2[7]	ABBIPT2[6]	R88(PT2(5)	RBBIPT2[4]	ABBIPT2(3)	RBBIPT2[2]	ABBIPT2[1]	R88(PT2(0)
RBBIPTI 0X78	RBB(PT1[7]	RBBIPT1(6)	A88IPT1(5)	RBBIPT1[4]	RB8IPT1(3)	A88IPT1(2)	ABBIPT1[1]	RBBIPT1(0)
S REBIPTO	FBBIPTO[7]	RBBIPTO[6]	RBBIPT0(5)	RBBIPTO[4]	A88IPT0[3]	ABBIPT0(2)	RB8IPTO[1]	REBIPTO(0)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RBXHEC	ABXBIP

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RBXHECIE	ABXBIPIE

#### FIGURE 74

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	RBRCS	RBRLOSA	RBRLOSB	RBRBA	ABADSLL

# FIGURE 75

			4	3	2	1	0
Reserved	Reserved	Reserved	RBRCSIE	RBRLOSAIE	RBRLOSBIE	RBRBAIE	RBRDSLLIE

#### FIGURE 76

7	6	5	4	3	2	1	0
ABU2DLBC[7]	RBU20LBC[6]	RBU2DLSC(5)	RBU2DLBC[4]	RBU20LBC(3)	RBU2DLBC[2]	RBU2DLBC[1]	RBU2DLBC(0)

7	6	5	4	3	2	1	0
[EIAHQJA	ALPHA[2]	ALPHAI1]	ALPHA[0]	DELTAI3]	OELTA(2)	OELTA(1)	OELTA(O)

7	6	5	4	3	2	1	0
MU(3)	MU(2)	MU[1]	MU(0)	SIGMA(3)	SIGMA[2]	SIGMA[1]	SIGMAIO

# FIGURE 79

7	6	5.	4	3	2	1	0
PSI(3)	PSI[2]	PSI[1]	PSI(0)	RHO(3)	RHO[2]	RHO(1)	FIHO(0)

# FIGURE 80

	7	6	5	4	3	2	1	0
-00x83=	R88EC2[7]	RBBEC2(6)	R88EC2(5)	RBBEC2(4)	R88EC2(3)	R88EC2[2]	RBBEC2[1]	RBBEC2[0]
0.00	RBBEC1(7)	ABBEC1(6)	RBBEC1[5]	RB8EC1[4]	RBBEC1[3]	RBBEC1[2]	R88EC1[1]	RBBEC1[0]
(1000000000000000000000000000000000000	RBBECO[7]	R88EC0[6]	RBBEC0[5]	RBBECO(4)	RBBEC0(3)	RBBECO(2)	R88EC0[1]	RBBECO[0]

7.	<u> </u>	5	4	3	2	1	٥
Reserved)	Reserved	CLVM[1]	CLVM[0]	BWIDTH	Reserved	UBDEN	/ UMODE
1	\ /				\ \ \ \ \ .	/ \	

	7	6	5	4	3	2	1	0
UCPL3 G	Reserved	UCPL3[6]	UCPL3[5]	UCPL3[4]	UCPL3[3]	UCPL3[2]	UCPL3[1]	UCPL3[0]
UCPLZA GVAZ	UCPL2[7]	UCPL2[6]	UCPL2[5]	UCPL2[4]	UCPL2[3]	UCPL2[2]	UCPL2[1]	UCPL2[0]
UOPE 0XA	UCPL1[7]	UCPL1[6]	UCPL1[5]	UCPL1[4]	UCPL1[3]	UCPL1[2]	UCPL1[1]	UCPL1[0]
UCPINE OZAZ	UCPL0[7]	UCPL0[6]	UCPL0[5]	UCPL0[4]	UCPL0[3]	UCPL0[2]	UCPL0[1]	UCPLO[0]

# FIGURE 83

7	6	5	4	3	2	1	0
UCSPL[7]	UCSPL[6]	UCSPL[5]	UCSPL[4]	UCSPL[3]	UCSPL[2]	UCSPL[1]	UCSPL[0]

# FIGURE 84

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	USPAL[4]	USPAL[3]	USPAL[2]	USPAL[1]	USPAL[0]

7	6	5	4	3	2	1	0
USPAM[7]	USPAM[6]	USPAM(5)	USPAM[4]	USPAM[3]	USPAM[2]	USPAM[1]	USPAMIOT
							COLYWIO

	7	6	5	4	3	2	1	0
ANTEONEON.	MTBQT30[7]	мтвотзо(в)	мтвотзо[5]	мтвотро(4)	мтвотзо(з)	MTBQT30[2]	мтвотзо(1)	MTBQT30[0]
MEOPS	мтвотга(т)	MT8Q129(6)	мтвот29(5)	MTBQT29[4]	MTBQT29[3]	мтвот29[2]	MTBQT29[1]	MTBQT29(0)
					11-11-17			<b>学生活</b>
्रिस्ट्राइट स्ट्रिस्ट्राइट	МТВОТ2(7)	MTBQT2(8)	MTBQT2[5]	MTBQT2[4]	мтват2[3]	мтвот2(2)	MTBQT2[1]	MTBOTZIO
().(eas	MEGTI[7]	мтвот (е)	MT8QT1[5]	MTBQT1(4)	мтвот1[3]	MTBQT1[2]]	мтвоти[и]	MTBQT1[0]
VIENUE Oxer	мтваторр	мтвото(6)	мтвото(5)	МТВОТО(4)	мтвотозтј	МТВОТО[2]	мтвото(1)	MTBQT0[0]

# FIGURE 87

	7	6	5	4	3	2	1	0
MIBOEL31	MTBQFL3[7]	MTBQFL3(6)	MTBQFL3(5)	MTBQFL3(4)	MTBQFL3(3)	MTBQFL3(2)	MTBQFL3[1]	MTBQFL3[0]
MIBOEL2 0.09	MTBQFL2[7]	MTBQFL2(8)	MTBOFL2[5]	MTBQFL2(4)	MTBQFL2[3]	MTBQFL2(2)	MTBQFL2(1)	MTBOFL2(0)
MTBOFEL BOXCA	MTBQFL1[7]	MTBQFL1(8)	MTBQFL1(5)	MTBQFL1[4]	MTBQFL1[3]	MTBQFL1[2]	MTBQFL1(1)	MTBQFL1[0]
MTBOFLO NGOXCB	WIBOLFO[3]	MTBQFL0(8)	MTBQFL0(5)	MTBQFL0(4)	MTBQFL0[3]	MTBQFLQ(2)	MTBQFL0[1]	MTBQFL0(0)

ſ	7	_	-					
100		•	3	4	3	2	1	0
MTBOESI:	Reserved	MTBQE3(8)	MTBQE3(5)	MTBQE3(4)	MTBQE3(3)	MTBQE3(2)	MTBQE3[1]	MTBQE3(0)
MTBOE2 CXCD	MTBQE2[7]	MTBQE2[6]	MTBQE2[5]	MTBQE2[4]	мтвое2(3)	MTBQE2[2]	MTBQE2[1]	MTBQE2[0]
MIBOEIL LOXCE	MTBQE1[7]	MTBQE1(6)	MTBQE1(5)	MTBQE1[4]	MTBQE1[3]	MTBQE1[2]	MTBQE1(1]	MTBQE1[0]
MTBOE0	MTBQE0[7]	MTBQE0[6]	MTBQE0[5]	MTBQE0(4)	MTBQE0[3]	MTBQE0[2]	MTBQE0(1)	MTBQE0(0)

	7	6	5	4	3	2	1	0
MIBORE	Reserved	MTBQF3[6]	MTBQF3[5]	MTBQF3[4]	MTBQF3[3]	MTBQF3[2]	MTBQF3[1]	MTBQF3[0]
MIEOEZE WILL	MTBQF2[7]	MTBQF2[6]	MTBQF2[5]	MTBQF2(4)	MTBQF2[3]	MTBQF2[2]	MTBQF2[1]	MTBQF2[0]
(7180E) (0X024	MTBQF1[7]	MTBQF1(6)	MTBQF1[5]	MTBQF1[4]	MTBQF1[3]	MTBQF1[2]	MTBQF1[1]	MTBQF1[0]
(0) DEEP	MTBQF0[7]	MTBQF0[6]	MTBQF0[5]	MTBQF0[4]	MTBQF0[3]	MTBQF0[2]	MTBQF0[1]	MTBQF0[0]

# FIGURE 90

	7	6	5	4	3	2	1	0
Yanawata 1945/E	Reserved	MTBCF3[6]	MTBCF3[5]	MTBCF3[4]	MTBCF3[3]	MTBCF3(2)	MTBCF3[1]	MTBCF3[0]
() 1216 (2) 2 (1) (0) 101 2 (2)	MTBCF2[7]	MTBCF2[6]	MTBCF2[5]	MTBCF2[4]	MTBCF2[3]	MTBCF2(2)	MTBCF2[1]	MTBCF2[0]
WIEGER-	MTBCF1[7]	MTBCF1[6]	MTBCF1[5]	MTBCF1[4]	MTBCF1[3]	MTBCF1(2)	MTBCF1[1]	MTBCF1[0]
VIREIGIFIE.	MTBCF0[7]	MTBCF0[6]	MTBCF0[5]	MTBCF0[4]	MTBCF0(3)	MTBCF0[2]	MTBCF0[1]	MTBCF0[0]

# FIGURE 91

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FIBFL	MTBFL

	7	6	5	4	3	2	1	0
VHEROVE:	Reserved	MTBQOV3[8]	MTBQOV3[5]	MTBQQV3[4]	мтвооvэ(з)	MTBQCV3[2]	MTBQOV3[1]	MTBQCV3(0)
MIEOOV2	MTBQQV2[7]	MTBQCV2(6)	MTBQQV2[5]	MTBQQV2[4]	MTBQOV2[3]	MTBQOV2[2]	MTBQCV2[1]	мтвосу2[0]
MIEIOIOVIT	MTBQQV1[7]	MTBQOV1(6)	MTBQOV1[5]	MTBQOV1[4]	MTBQQV1[3]	MTBQOV1[2]	MTBQOV1[1]	MTBQQV1[0]
MIEGOVO:	MTBQOV0[7]	MTBQOV0[6]	MTBQCV0[5]	MTBQOVO(4)	WLBGOAdial	MTBQCV0[2]	MTBQOV0[1]	MTBQCVQ[0]

7	6	5	4	3	2	1	0
D2ULBCC[7]	D2ULBCC[6]	D2ULBCC[5]	D2ULBCC[4]	DZULBCC[3]	02ULBCC[2]	D2ULBCC[1]	DZULBCC(0)


# FIGURE 94


7	6	5	4	3	2	1	0
PDULA	CTFRA	D2ULBC	U2DLBC	UPRTY	FIBOVA	MTBSOVA	MTEHOVA


# FIGURE 95


7	6	5	4	3	2	1	0
POULIE	CTFRIE	D2ULBCIE	U2DLBCIE	UPRTYIE	FIBOVAIE	MTBSOVAIE	MTBHOVAIE

	7	6	5	4.	3	2	1	0
ALETTE SOXEZ	ALFLT3(7]	ALFLT3[6]	ALFLT3(5)	ALFLT3[4]	ALFLT3(3)	ALFLT3[2]	ALFLT3[1]	ALFLT3[0]
ALEIZ OXFB	ALFLT2(7)	ALFLT2[6]	ALFLT2[5]	ALFLT2[4]	ALFLT2[3]	ALFLT2[2]	ALFLT2[1]	ALFLT2[0]
#AUFULG #OXE9		ALFLT1[6]	ALFLT1[5]	ALFLT1[4]	ALFLT1(3)	ALFLT1[2]	ALFLT1[1]	ALFLT1[0]
ALELIO.A **FOXFA	ALFLT0[7]	ALFLTO[6]	ALFLTO[5]	ALFLTO[4]	ALFLTO[3]	ALFLT0[2]	ALFLTO[1]	ALFLT0[0]













Number of Queues in use	Recommended Threshold	Number of Queues in use	Recommended Threshold	
31	4	15	15	
30	4	14	16	
29	5	13	18	
28	5	12	20	
27	5	11	23	
26	6	10	26	
25	6	9	29	
24	7	8	34	
23	7	7	39	
22	8	6	47	
21	9	5	58	
20	10	4	74	
19	10	3	100	
18	11	2	100	
17	12	1	154	
16	14			












FIGURE 107

